View UPD6134MC-XXX-5A4-E2_1662191.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

4-bit single-chip microcontroller for infrared remote control transmission description equipped with low-voltage 1.8v operation, a carrier generation circuit for infrared remote control transmission, a standby release function through key entry, and a programmable timer, the m pd6133 and 6134 are suitable for infrared remote control transmitters. for the m pd6133 and 6134, we have made available the one-time prom product m pd61p34b for program evaluation or small-quantity production. features ? program memory (rom) m pd6133: 512 10 bits m pd6134: 1002 10 bits ? data memory (ram): 32 4 bits ? built-in carrier generation circuit for infrared remote control ? 9-bit programmable timer : 1 channel ? command execution time : 8 m s (when operating at f x = 1 mhz: ceramic oscillation) ? stack level : 1 level (stack ram is for data memory rf as well.) ? i/o pins (k i/o ) : 8 units ? input pins (k i ) : 4 units ? sense input pin (s 0 ) : 1 unit ?s 1 /led pin (i/o) : 1 unit (when in output mode, this is the remore control transmission display pin.) ? power supply voltage : v dd = 1.8 to 3.6 v (when operating at f x = 500 khz) v dd = 2.2 to 3.6 v (when operating at f x = 1 mhz) ? operating ambient temperature : t a = C40 to +85 ?c ? oscillation frequency : f x = 300 khz to 1 mhz ? poc circuit (mask option) application infrared remote control transmitter (for av and household electric appliances) unless otherwise stated, the m pd6133 is taken as a representative product in this document. mos integrated circuit m pd6133, 6134 document no. u10454ej6v0ds00 (6th edition) date published june 1999 n cp(k) printed in japan the mark shows major revised points. the information in this document is subject to change without notice. before using this document, please confirm that this is the latest version. not all devices/types available in every country. please check with local nec representative for availability and additional information. 1995, 1999 data sheet
2 m pd6133, 6134 data sheet u10454ej6v0ds00 ordering information part number package m pd6133gs- 20-pin plastic sop (300 mil) m pd6134gs- 20-pin plastic sop (300 mil) m pd6134mc- -5a4 20-pin plastic ssop (300 mil) remark indicates rom code suffix. pin configuration (top view) 20-pin plastic sop (300 mil) ? m pd6133gs- ? m pd6134gs- 20-pin plastic ssop (300 mil) ? m pd6134mc- -5a4 1 2 3 4 5 6 7 8 9 10 k i/o6 k i/o7 s 0 s 1 /led rem v dd x out x in gnd reset 20 19 18 17 16 15 14 13 12 11 k i/o5 k i/o4 k i/o3 k i/o2 k i/o1 k i/o0 k i3 k i2 k i1 k i0 caution the pin numbers of k i and k i/o are in the reverse order of the m pd6600a and 6124a.
3 m pd6133, 6134 data sheet u10454ej6v0ds00 block diagram k i0 -k i3 k i/o0 -k i/o7 s 0 , s 1 /led port k i port k i/o port s 4 8 2 4 8 2 rom ram system control carrier generator 9-bit timer cpu core reset x in x out v dd gnd rem s 1 /led list of functions item m pd6133 m pd6134 m pd61p34b rom capacity 512 10 bit 1002 10 bit 1002 10 bits mask rom one-time prom ram capacity 32 4 bits stack 1 level (multiplexed with rf of ram) i/o pins ? key input (k i ): 4 ? key i/o (k i/o ): 8 ? key extended input (s 0 , s 1 ): 2 ? remote control transmission display output (led) : 1 (multiplexed with s 1 pin) number of keys ? 32 keys ? 48 keys (when extended by key extension input) ? 96 keys (when extended by key extension input and diode) clock frequency ceramic oscillation ? f x = 300 khz to 1 mhz ? f x = 300 to 500 khz (with poc circuit) instruction execution time 8 m s (fx = 1 mhz) carrier frequency f x , f x /2, f x /8, f x /12, f x /16, f x /24, no carrier (high level) timer 9-bit programmable timer: 1 channel poc circuit mask option internal supply voltage v dd = 1.8 to 3.6 v v dd = 2.2 to 3.6 v operating ambient temperature ? t a = C40 to +85 c ? t a = C20 to +70 c (with poc circuit) package ? 20-pin plastic sop ? 20-pin plastic sop (300 mil) (300 mil) ? 20-pin plastic ssop (300 mil)
4 m pd6133, 6134 data sheet u10454ej6v0ds00 table of contents 1. pin functions ................................................................................................................ ......... 6 1.1 list of pin functions ....................................................................................................... .................. 6 1.2 input/output circuits of pins ............................................................................................... ....... 7 1.3 dealing with unused pins .................................................................................................... ............ 8 2. internal cpu functions .................................................................................................... 9 2.1 program counter (pc) ........................................................................................................ .............. 9 2.2 stack pointer (sp) .......................................................................................................... ................... 9 2.3 address stack register (asr (rf)) ........................................................................................... ...... 9 2.4 program memory (rom) ........................................................................................................ ........... 10 2.5 data memory (ram) ........................................................................................................... ............... 10 2.6 data pointer (dp) ........................................................................................................... .................... 11 2.7 accumulator (a) ............................................................................................................. ................... 11 2.8 arithmetic and logic unit (alu) ............................................................................................. ......... 12 2.9 flags ....................................................................................................................... ............................ 12 2.9.1 status flag (f) ........................................................................................................... ............... 12 2.9.2 carry flag (cy) ........................................................................................................... ............. 13 3. port registers (px) .......................................................................................................... ... 14 3.1 k i/o port (p0) ..................................................................................................................... .................. 15 3.2 k i port/special ports (p1) ....................................................................................................... .......... 16 3.2.1 k i port (p11: bits 4-7 of p1) .................................................................................................... .16 3.2.2 s 0 port (bit 2 of p1) ............................................................................................................ ...... 16 3.2.3 s 1 /led (bit 3 of p1) ............................................................................................................. .... 16 3.3 control register 0 (p3) ..................................................................................................... ................ 17 3.4 control register 1 (p4) ..................................................................................................... ................ 18 4. timer ........................................................................................................................ ................. 19 4.1 timer configuration ......................................................................................................... ................. 19 4.2 timer operation ............................................................................................................. .................... 20 4.3 carrier output .............................................................................................................. ...................... 21 4.4 software control of timer output ............................................................................................ ....... 21 5. standby function ............................................................................................................. ... 22 5.1 outline of standby function ................................................................................................. ........... 22 5.2 standby mode setup and release .............................................................................................. ..... 23 5.3 standby mode release timing ................................................................................................. ....... 24 6. reset pin .................................................................................................................... .............. 26 7. poc circuit (mask option) ................................................................................................ 27 7.1 functions of poc circuit .................................................................................................... .............. 28 7.2 oscillation check at low supply voltage ..................................................................................... .. 28 8. system clock oscillator ................................................................................................ 29
5 m pd6133, 6134 data sheet u10454ej6v0ds00 9. instruction set .............................................................................................................. ...... 30 9.1 machine language output by assembler ....................................................................................... 3 0 9.2 circuit symbol description .................................................................................................. ............ 31 9.3 mnemonic to/from machine language (assembler output) contrast table ............................... 32 9.4 accumulator operation instructions .......................................................................................... ..... 36 9.5 input/output instructions ................................................................................................... .............. 39 9.6 data transfer instructions .................................................................................................. .............. 40 9.7 branch instructions ......................................................................................................... ................. 42 9.8 subroutine instructions ..................................................................................................... ............... 43 9.9 timer operation instructions ................................................................................................ ........... 44 9.10 others ..................................................................................................................... ............................ 45 10. assembler reserved words .......................................................................................... 47 10.1 mask option directives ..................................................................................................... ................ 47 10.1.1 option and endop directives ............................................................................................. 4 7 10.1.2 mask option definition directives ........................................................................................ ..... 47 11. electrical specifications ............................................................................................... 48 12. characteristic curve (reference values) .............................................................. 52 13. applied circuit example ................................................................................................... 54 14. package drawings ............................................................................................................ .. 55 15. recommended soldering conditions .......................................................................... 57 appendix a. development tools ......................................................................................... 58 appendix b. functional comparison between m pd6133 subseries and other subseries ................................................................................................ 59 appendix c. example of remote-control transmission format (in the case of nec transmission format in command one-shot transmission mode) ......... 60
6 m pd6133, 6134 data sheet u10454ej6v0ds00 1. pin functions 1.1 list of pin functions pin no. symbol function output format when reset 1k i/o0 -k i/o7 cmos high-level output 2 push-pull note 1 15-20 3s 0 high-impedance (off mode) 4s 1 /led cmos push-pull high-level output (led) 5 rem cmos push-pull low-level output 6v dd 7x out low level 8x in (oscillation stopped) 9 gnd 10 reset 11-14 k i0 -k i3 note 2 input (low-level) notes 1. be careful about this because the drive capability of the low-level output side is held low. 2. in order to prevent malfunction, be sure to input a low level to more than one of pins k i0 to k i3 when reset is released (when reset pin changes from low level to high level, or poc is released due to supply voltage startup). these pins refer to the 8-bit i/o ports. i/o switching can be made in 8-bit units. in input mode, a pull-down resistor is added. in output mode, they can be used as the key scan output of the key matrix. refers to the input port. can also be used as the key return input of the key matrix. in input mode, the availability of the pull-down resistor of the s 0 and s 1 ports can be specified by software in terms in 2-bit units. if input mode is canceled by software, this pin is placed in off mode and enters the high-impedance state. refers to the i/o port. in input mode (s 1 ), this pin can also be used as the key return input of the key matrix. the availability of the pull-down resistor of the s 0 and s 1 ports can be specified by software in 2-bit units. in output mode (led), it becomes the remote control transmission display output (active low). when the remote control carrier is output from the rem output, this pin outputs the low level from the led output synchronously with the rem signal. refers to the infrared remote control transmission output. the output is active high. carrier frequency: f x , f x /8, f x /12, high-level, f x /2, f x /16, f x /24 (usable on software) refers to the power supply. these pins are connected to system clock ceramic resonators. refers to the ground. normally, this pin is a system reset input. by inputting a low level, the cpu can be reset. when resetting with the poc circuit (mask option) a low level is output. a pull-up resistor is incorporated. these pins refer to the 4-bit input ports. they can be used as the key return input of the key matrix. the use of the pull-down resistor can be specified by software in 4-bit units.
7 m pd6133, 6134 data sheet u10454ej6v0ds00 n-ch p-ch poc circuit internal reset signal other than poc input buffer v dd mask option p-ch n-ch note n-ch v dd output latch input buffer data output disable selector 1.2 input/output circuits of pins the input/output circuits of the m pd6133 pins are shown in partially simplified forms below. (1) k i/o0 -k i/o7 (4) s 0 (5) s 1 /led note the drive capability is held low. (2) k i0 -k i3 (3) rem (6) reset p-ch n-ch v dd output latch carrier generator data p-ch n-ch n-ch v dd rem output latch input buffer output disable pull-down flag standby release n-ch input buffer pull-down flag standby release off mode pull-down flag n-ch input buffer standby release
8 m pd6133, 6134 data sheet u10454ej6v0ds00 1.3 dealing with unused pins the following connections are recommended for unused pins. table 1-1. connections for unused pins pin connection inside the microcontroller outside the microcontroller k i/o input mode open output mode high-level output rem s 1 /led output mode (led) setting s 0 off mode setting directly connected to gnd k i reset note built-in poc circuit open note if the circuit is an applied one requiring high reliability, be sure to design it in such a manner that the reset signal is entered externally. caution the i/o mode and the terminal output level are recommended to be fixed by setting them repeatedly in each loop of the program.
9 m pd6133, 6134 data sheet u10454ej6v0ds00 2. internal cpu functions 2.1 program counter (pc): 10 bits refers to the binary counter that holds the address information of the program memory. figure 2-1. program counter organization pc9 pc0 pc8 pc7 pc6 pc5 pc4 pc3 pc2 pc1 pc the program counter contains the address of the instruction that should be executed next. normally, the counter contents are automatically incremented in accordance with the instruction length (byte count) each time an instruction is executed. however, when executing jump instructions (jmp, jc, jnc, jf, jnf), the program counter contains the jump destination address written in the operand. when executing the subroutine call instruction (call), the call destination address written in the operand is entered in the pc after the pc contents at the time are saved in the address stack register (asr). if the return instruction (ret) is executed after the call instruction is executed, the address saved in the asr is restored to the pc. when reset, the value of the program counter becomes 000h. 2.2 stack pointer (sp): 1 bit refers to the 1-bit register which holds the status of the address stack register. the stack pointer contents are incremented when the call instruction (call) is executed; they are decremented when the return instruction (ret) is executed. when reset, the stack pointer contents are cleared to 0. when the stack pointer overflows (stack level 2 or more) or underflows, the cpu is hung up thus a system reset signal is generated and the pc becoming 000h. as no instruction is available to set a value directly for the stack pointer, it is not possible to operate the pointer by means of a program. 2.3 address stack register (asr (rf)): 10 bits the address stack register saves the return address of the program after a subroutine call instruction is executed. the low-order 8 bits are arranged in the rf of the data memory as a dual-function ram. the register holds the asr value even after the ret is executed. when reset, it holds the previous data (undefined when turning on the power). caution if the rf is accessed as the data memory, the high-order 2 bits of the asr become undefined. figure 2-2. address stack register organization asr9 asr8 asr7 asr6 asr5 asr4 asr3 asr2 asr1 asr0 asr rf
10 m pd6133, 6134 data sheet u10454ej6v0ds00 2.4 program memory (rom): 512 steps 10 bits ( m pd6133) 1002 steps 10 bits ( m pd6134) the rom consists of 10 bits per step, and is addressed by the program counter. the program memory stores programs and table data, etc. the 22 steps from 3eah to 3ffh cannot be used in the test program area. figure 2-3. program memory map (a) m pd6133 (b) m pd6134 000h 0ffh 100h 1ffh 000h 0ffh 100h 1ffh 200h 2ffh 300h 3eah 3ffh test program area note 3e9h 10 bits unmounted area note 3eah 3ffh test program area note 10 bits 3e9h note the unmounted area and the test program area are so designed that a program or data placed in either of them by mistake is returned to the 000h address. 2.5 data memory (ram): 32 4 bits the data memory, which is a static ram consisting of 32 4 bits, is used to retain processed data. the data memory is sometimes processed in 8-bit units. r0 can be used as the rom data pointer. rf is also used as the asr. when reset, r0 is cleared to 00h and r1 to rf retain the previous data (undefined when turning on the power).
11 m pd6133, 6134 data sheet u10454ej6v0ds00 figure 2-4. data memory organization r0 r1 r2 r3 r4 r5 r6 r7 r8 r9 ra rb rc rd re rf r 10 r 00 r 11 r 01 r 12 r 02 r 13 r 03 r 14 r 04 r 15 r 05 r 16 r 06 r 17 r 07 r 18 r 08 r 19 r 09 r 1a r 0a r 1b r 0b r 1c r 0c r 1d r 0d r 1e r 0e r 1f r 0f ? dp (refer to 2.6 data pointer .) ? asr (refer to 2.3 address stack register .) r 1n (high-order 4 bits) r 0n (low-order 4 bits) 2.6 data pointer (dp): 10 bits the rom data table can be referenced by setting the rom address in the data pointer to call the rom contents. the low-order 8 bits of the rom address are specified by r0 of the data memory; and the high-order 2 bits by bits 4 and 5 of the p3 register (cr0). when reset, the pointer contents become 000h. figure 2-5. data pointer organization r 00 dp 9 dp 8 dp 7 dp 6 dp 5 dp 4 dp 3 dp 2 dp 1 dp 0 r 10 p3 r0 b 4 b 5 p3 register 2.7 accumulator (a): 4 bits the accumulator, which refers to a register consisting of 4 bits, plays a leading role in performing various operations. when reset, the accumulator contents are left undefined. figure 2-6. accumulator organization a 3 a 2 a 1 a 0 a
12 m pd6133, 6134 data sheet u10454ej6v0ds00 2.8 arithmetic and logic unit (alu): 4 bits the arithmetic and logic unit (alu), which refers to an arithmetic circuit consisting of 4 bits, executes simple manipulations with priority given to logical operations. 2.9 flags 2.9.1 status flag (f) pin and timer statuses can be checked by executing the stts instruction to check the status flag. the status flag is set (to 1) in the following cases. ? if the condition specified with the operand is met when the stts instruction has been executed ? when standby mode is canceled. ? when the cancelation condition is met at the point of executing the halt instruction. (in this case, the system is not placed in standby mode.) conversely, the status flag is cleared (to 0) in the following cases: ? if the condition specified with the operand is not met when the stts instruction has been executed. ? when the status flag has been set (to 1), the halt instruction executed, but the cancelation condition is not met at the point of executing the halt instruction. (in this case, the system is not placed in standby mode.) table 2-1. conditions for status flag (f) to be set by stts instruction operand value of stts instruction condition for status flag (f) to be set b 3 b 2 b 1 b 0 0000 high level is input to at least one of k i pins. 0 1 1 high level is input to at least one of k i pins. 1 1 0 high level is input to at least one of k i pins. 1 0 1 the down counter of the timer is 0. 1 either of the combinations [the following condition is added in addition to the above.] of b 2 , b 1 , and b 0 above. high level is input to at least one of s 0 and s 1 pins.
13 m pd6133, 6134 data sheet u10454ej6v0ds00 2.9.2 carry flag (cy) the carry flag is set (to 1) in the following cases: ? if the anl instruction or the xrl instruction is executed when bit 3 of the accumulator is 1 and bit 3 of the operand is 1. ? if the rl instruction or the rlz instruction is executed when bit 3 of the accumulator is 1. ? if the inc instruction or the scaf instruction is executed when the value of the accumulator is 0fh. the carry flag is cleared (to 0) in the following cases: ? if the anl instruction or the xrl instruction is executed when at least either bit 3 of the accumulator or bit 3 of the operand is 0. ? if the rl instruction or the rlz instruction is executed when bit 3 of the accumulator is 0. ? if the inc instruction or the scaf instruction is executed when the value of the accumulator is other than 0fh. ? if the orl instruction is executed. ? when data is written to the accumulator by the mov instruction or the in instruction.
14 m pd6133, 6134 data sheet u10454ej6v0ds00 3. port registers (px) the k i/o port, the k i port, the special ports (s 0 , s 1 /led), and the control register are treated as port registers. at reset, port register values are shown below. figure 3-1. port register organization port register p0 k i/o7 p 00 at reset ffh k i/o6 k i/o5 k i/o4 k i/o3 k i/o2 k i/o1 k i/o0 p 10 p1 k i3 p 01 fh note k i2 k i1 k i0 s 1 /led s 0 11 p 11 p3 (control register 0) 0 p 03 03h 0dp 9 dp 8 tctl cary mod 1 mod 0 p 13 p4 (control register 1) 0 p 04 26h 0 k i pull-down s 0 /s 1 pull-down 0 s 1 /ledmode k i/o mode s 0 mode p 14 note : refers to the value based on the k i pin state. table 3-1. relationship between ports and their read/write port name input mode output mode read write read write k i/o pin state output latch output latch output latch k i pin state s 0 pin state note s 1 /led pin state pin state note when in off mode, 1 is normally read.
15 m pd6133, 6134 data sheet u10454ej6v0ds00 3.1 k i/o port (p0) the k i/o port is an 8-bit input/output port for key scan output. input/output mode is set by bit 1 of the p4 register. if a read instruction is executed, the pin state can be read in input mode, whereas the output latch contents can be read in output mode. if the write instruction is executed, data can be written to the output latch regardless of input or output mode. when reset, the port is placed in output mode; and the value of the output latch (p0) becomes 1111 1111b. the k i/o port contains the pull-down resistor, allowing pull-down in input mode only. caution during double pressing of a key, a high-level output and a low-level output may coincide with each other at the k i/o port. to avoid this, the low-level output current of the k i/o port is held low. therefore, be careful when using the k i/o port for purposes other than key scan output. the k i/o port is so designed that, even when connected directly to v dd within the normal supply voltage range (v dd = 1.8 to 3.6 v), no problem may occur. table 3-2. k i/o port (p0) bit b 7 b 6 b 5 b 4 b 3 b 2 b 1 b 0 name k i/o7 k i/o6 k i/o5 k i/o4 k i/o3 k i/o2 k i/o1 k i/o0 b 0 -b 7 : in reading : in input mode, the k i/o pins state is read. in output mode, the k i/o pins output latch contents are read. in writing : data is written to the k i/o pins output latch regardless of input or output mode.
16 m pd6133, 6134 data sheet u10454ej6v0ds00 3.2 k i port/special ports (p1) 3.2.1 k i port (p 11 : bits 4-7 of p1) the k i port is to the 4-bit input port for key entry. the pin state can be read. software can be used to set the availability of the pull-down resistor of the k i port in 4-bit units by means of bit 5 of the p4 register. when reset, the pull-down resistor is connected. table 3-3. k i /special port register (p1) bit b 7 b 6 b 5 b 4 b 3 b 2 b 1 b 0 name k i3 k i2 k i1 k i0 s 1 /led s 0 (fixed to 1) b 2 : in input mode, state of the s 0 pin is read (read only). in off mode, this bit is fixed to 1. b 3 : the state of the s 1 /led pin is read regardless of input/output mode (read only). b 4 -b 7 : the state of the k i pin is read (read only). caution in order to prevent malfunction, be sure to input a low level to more than one of pins k i0 to k i3 when reset is released (when reset pin changes from low level to high level, or poc is released due to supply voltage startup). 3.2.2 s 0 port (bit 2 of p1) the s 0 port is the input/off mode port. the pin state can be read by setting this port to input mode with bit 0 of the p4 register. in input mode, software can be used to set the availability of the pull-down resistor of the s 0 and s 1 /led port in 2-bit units by means of bit 4 of the p4 register. if input mode is canceled (thus set to off mode), the pin becomes high-impedance but it also makes that the through current does not flow internally. in off mode, 1 can be read regardless of the pin state. when reset, it is set to off mode, thus becoming high-impedance. 3.2.3 s 1 /led (bit 3 of p1) the s 1 /led port is the input/output port. it uses bit 2 of the p4 register to set input or output mode. the pin state can be read in both input mode and output mode. when in input mode, software can be used to set the availability of the pull-down resistor of the s 0 and s 1 /led ports in 2-bit units by means of bit 4 of the p4 register. when in output mode, the pull-down resistor is automatically disconnected thus becoming the remote transmission display pin (refer to 4. timer ). when reset, it is placed in output mode, and high level is output.
17 m pd6133, 6134 data sheet u10454ej6v0ds00 3.3 control register 0 (p3) control register 0 consists of 8 bits. the contents that can be controlled are as shown below. when reset, the register becomes 0000 0011b. table 3-4. control register 0 (p3) bit b 7 b 6 b 5 b 4 b 3 b 2 b 1 b 0 name dp (data pointer) tctl cary mod 1 mod 0 dp 9 dp 8 set 0 fixed fixed 0 0 1/1 on refer to value 1 to 0 to 0 1 1 1/2 off table 3-5 . when reset 00000011 b 0 , b 1 : these bits specify the carrier frequency and duty ratio of the rem output. b 2 : this bit specifies the availability of the carrier of the frequency specified by b 0 and b 1 . 0 = on (with carrier); 1 = off (without carrier; high level) b 3 : this bit changes the carrier frequency and the timer clocks frequency division ratio. 0 = 1/1 (carrier frequency: the specified value of b 0 and b 1 ; timer clock: f x /8) 1 = 1/2 (carrier frequency: half of the specified value of b 0 and b 1 ; timer clock: f x /16) table 3-5. timer clock and carrier frequency setup b 3 b 2 b 1 b 0 timer clock carrier frequency (duty ratio) 0000f x /8 f x (duty 1/2) 01 f x /8 (duty 1/2) 10 f x /12 (duty 1/2) 11 f x /12 (duty 1/3) 1 without carrier (high level) 1000f x /16 f x /2 (duty 1/2) 01 f x /16 (duty 1/2) 10 f x /24 (duty 1/2) 11 f x /24 (duty 1/3) 1 without carrier (high level) b 4 and b 5 : these bits specify the high-order 2 bits (dp 8 and dp 9 ) of roms data pointer. remark : dont care
18 m pd6133, 6134 data sheet u10454ej6v0ds00 3.4 control register 1 (p4) control register 1 consists of 8 bits. the contents that can be controlled are as shown below. when reset, the register becomes 0010 0110b. table 3-6. control register 1 (p4) bit b 7 b 6 b 5 b 4 b 3 b 2 b 1 b 0 name k i s 0 /s 1 s 1 /led k i/o s 0 pull-down pull-down mode mode mode set 0 fixed fixed off off fixed s 1 in off value 1 to 0 to 0 on on to 0 led out in when reset 00100110 b 0 : specifies the input mode of the s 0 port. 0 = off mode (high impedance); 1 = in (input mode). b 1 : specifies the i/o mode of the k i/o port. 0 = in (input mode); 1 = out (output mode). b 2 : specifies the i/o mode of the s 1 /led port. 0 = s 1 (input mode); 1 = led (output mode). b 4 : specifies the availability of the pull-down resistor in s 0 /s 1 port input mode. 0 = off (unavailable); 1 = on (available) b 5 : specifies the availability of the pull-down resistor in k i port. 0 = off (unavailable); 1 = on (available). remark in output mode or in off mode, all the pull-down resistors are automatically disconnected.
19 m pd6133, 6134 data sheet u10454ej6v0ds00 4. timer 4.1 timer configuration the timer is the block used for creating a remote control transmission pattern. as shown in figure 4-1, it consists of a 9-bit down counter (t 8 to t 0 ), a flag (t 9 ) permitting the 1-bit timer output, and a zero detecting circuit. figure 4-1. timer configuration s 1 /led rem carrier synchronous circuit bit 2 of control register 0 (p3) carrier signal zero detecting circuit 9-bit down counter t 9 t 8 t 7 t 6 t 5 t 4 t 3 t 2 t 1 t 0 t t1 bit 3 of control register 0 (p3) f x /8 f x /16 timer operation end signal (halt # 101b release signal) count clock t0 selector
20 m pd6133, 6134 data sheet u10454ej6v0ds00 4.2 timer operation the timer starts (counting down) when a value other than 0 is set for the down counter with a timer operation instruction. the timer operation instructions for making the timer start operation are shown below: mov t0, a mov t1, a mov t, #data10 mov t, @r0 the down counter is decremented (C1) in the cycle of 8/f x or 16/f x note . if the value of the down counter becomes 0, the zero detecting circuit generates the timer operation end signal to stop the timer operation. at this time, if the timer is in halt mode (halt # 101b) waiting for the timer to stop its operation, the halt mode is canceled and the instruction following the halt instruction is executed. the output of the timer operation end signal is continued while the down counter is 0 and the timer is stopped. there is the following relational expression between the timers time and the down counters set value. timer time = (set value + 1) 8/f x (or 16/f x note ) note this becomes 16/f x if bit 3 of the control register is set (to 1). by setting 1 for the flag (t 9 ) which enables the timer output, the timer can output its operation status from the s 1 /led pin and the rem pin. the rem pin can also output the carrier while the timer is in operation. table 4-1. timer output (at t 9 = 1) s 1 /led pin rem pin timer operating l h (or carrier output note ) timer halting h l note the carrier output results if bit 2 of the control register 0 is cleared (to 0). figure 4-2. timer output (when carrier is not output) timer value: (set value + 1) 8 f/ x (or 16/f x ) led rem
21 m pd6133, 6134 data sheet u10454ej6v0ds00 4.3 carrier output the carrier for remote-controlled transmission can be output from the rem pin by clearing (to 0) bit 2 of the control register 0. as shown in figure 4-3, in the case where the timer stops when the carrier is at a high level, the carrier continues to be output until its next fall and then stops due to the function of the carrier synchronous circuit . when the timer starts operation, however, the high-level width of the first carrier may become shorter than the specified width. figure 4-3. timer output (when carrier is output) timer value: (set value+1) 8/f x (or 16/f x ) led rem (at low-level start) rem (at high-level start) note 1 note 2 notes 1. error when the rem output ends: lead by the carriers low-level width to lag by the carriers high- level width 2. error of the carriers high-level width: 0 to the carriers high-level width 4.4 software control of timer output the timer output can be controlled by software. as shown in figure 4-4, the pulse with a minimum width of 1- instruction cycle (8/f x ) can be output. figure 4-4. pulse output of 1-instruction cycle width mov t, #0000000000b; low-level output from the rem pin mov t, #1000000000b; high-level output from the rem pin mov t, #0000000000b; low-level output from the rem pin 8/f x led rem
22 m pd6133, 6134 data sheet u10454ej6v0ds00 5. standby function 5.1 outline of standby function to save current consumption, two types of standby modes, i.e., halt mode and stop mode, are made available. in stop mode, the system clock stops oscillation. at this time, the x in and x out pins are fixed at a low level. in halt mode, cpu operation halts, while the system clock continues oscillation. when in halt mode, the timer (including rem output and led output) operates. in either stop mode or halt mode, the statuses of the data memory, accumulator, and port register, etc. immediately before the standby mode is set are retained. therefore, make sure to set the port status for the system so that the current consumption of the whole system is suppressed before the standby mode is set. table 5-1. statuses during standby mode stop mode halt mode setting instruction halt instruction clock oscillator oscillation stopped oscillation continued cpu ? operation halted data memory ? immediately preceding status retained operation accumulator ? immediately preceding status retained statuses flag f ? 0 (when 1, the flag is not placed in the standby mode.) cy ? immediately preceding status retained port register ? immediately preceding status retained timer ? operation halted ? operable (the count value is reset to 0) cautions 1. write the nop instruction as the first instruction after stop mode is canceled. 2. when standby mode is canceled, the status flag (f) is set (to 1). 3. if, at the point the standby mode has been set, its cancelation condition is met, then the system is not placed in the standby mode. however, the status flag (f) is set (1).
23 m pd6133, 6134 data sheet u10454ej6v0ds00 5.2 standby mode setup and cancelation the standby mode is set with the halt #b 3 b 2 b 1 b 0 b instruction for both stop mode and halt mode. for the standby mode to be set, the status flag (f) is required to have been cleared (to 0). the standby mode is canceled by the cancelation condition specified with the reset (reset input; poc) or the operand of halt instruction. if the standby mode is canceled, the status flag (f) is set (to 1). even when the halt instruction is executed in the state that the status flag (f) has been set (to 1), the standby mode is not set. if the cancelation condition is not met at this time, the status flag is cleared (to 0). if the cancelation condition is met, the status flag remains set (to 1). even in the case when the cancelation condition has been already met at the point that the halt instruction is executed, the standby mode is not set. here, also, the status flag (f) is set (to 1). caution depending on the status of the status flag (f), the halt instruction may not be executed. be careful about this. for example, when setting halt mode after checking the key status with the stts instruction, the system does not enter halt mode as long as the status flag (f) remains set (to 1) thus sometimes performing an unintended operation. in this case, the intended operation can be realized by executing the stts instruction immediately after timer setting to clear (to 0) the status flag. example stts #03h ;to check the k i pin status. mov t, #0xxh ;to set the timer stts #05h ;to clear the status flag (during this time, be sure not to execute an instruction that may set the status flag.) halt #05h ;to set halt mode table 5-2. addresses executed after standby mode release cancelation condition address executed after cancelation reset 0 address cancelation condition shown in table 5-3 the address following the halt instruction
24 m pd6133, 6134 data sheet u10454ej6v0ds00 table 5-3. standby mode setup (halt #b 3 b 2 b 1 b 0 b) and release conditions operand value of halt instruction setting mode precondition for setup release condition b 3 b 2 b 1 b 0 0000 stop all k i/o pins are high-level output. high level is input to at least one of k i pins. 0 1 1 stop all k i/o pins are high-level output. high level is input to at least one of k i pins. 1 1 0 stop note 1 the k i/o0 pin is high-level output. high level is input to at least one of k i pins. 1 any of the stop [the following condition is added in addition to the above.] combinations of or high level is input to at least one b 2 b 1 b 0 above halt of s 0 and s 1 pins note 2 . 0/1 1 0 1 halt when the timers down counter is 0 notes 1. when setting halt # 110b, configure a key matrix by using the k i/o0 pin and the k i pin so that an internal reset takes effect at the time of program hang-up. 2. at least one of the s 0 and s 1 pins (the pin used for releasing the standby) must be in input mode. (the internal reset does not take effect even when both pins are in output mode.) cautions 1. the internal reset takes effect when the halt instruction is executed with an operand value other than that above or when the precondition has not been satisfied when executing the halt instruction. 2. if stop mode is set when the timers down counter is not 0 (timer operating), the system is placed in stop mode only after all the 10 bits of the timers down counter and the timer output permit flag are cleared to 0. 3. write the nop instruction as the first instruction after stop mode is released. 5.3 standby mode release timing (1) stop mode release timing figure 5-1. stop mode cancelation by release condition wait (36/f x + a ) halt mode operating mode stop mode oscillation stopped oscillation operating mode oscillation halt instruction (stop mode) standby release signal clock a : oscillation growth time caution when a release condition is established in the stop mode, the device is released from the stop mode and goes into a wait status. at this time, if the release condition is not held, the device mode and goes into the stop mode again after the wait time has elapsed. therefore, when releasing the stop mode, it is necessary to hold the release condition longer than the wait time.
25 m pd6133, 6134 data sheet u10454ej6v0ds00 figure 5-2. stop mode release by reset input wait (60 to 116)/f x + a halt mode operating mode stop mode oscillation stopped oscillation operating mode oscillation halt instruction (stop mode) reset clock reset 0 address start a : oscillation growth time (2) halt mode release timing figure 5-3. halt mode release by cancelation condition halt mode operating mode oscillation operating mode halt instruction (halt mode) standby release signal clock figure 5-4. halt mode release by reset input wait (60 to 116)/f x + a halt mode operating mode halt mode oscillation stopped oscillation operating mode oscillation halt instruction (halt mode) reset clock reset 0 address start a : oscillation growth time
26 m pd6133, 6134 data sheet u10454ej6v0ds00 6. reset pin the system reset takes effect by inputting low level to the reset pin. while the reset pin is at low level, the system clock oscillator is stopped and the x in and x out pins are fixed to the gnd. if the reset pin is raised from low level to high level, it executes the program from the 0 address after counting 60 to 116 of the system clock (f x ). figure 6-1. reset operation by reset input wait (60 to 116)/f x + a halt mode oscillation stopped operating mode or standby mode reset 0 address start a : oscillation growth time operating mode the reset pin outputs low level when the poc circuit (mask option) is in operation. caution when connecting a reset ic to the reset pin, ensure that the ic is of the n-ch open drain output type. table 6-1. hardware statuses after reset ? reset input in operation ? reset input during standby mode hardware ? resetting by internal poc circuit in operation ? resetting by the internal poc circuit during ? resetting by other factors note 1 standby mode pc (10 bits) 000h sp (1 bit) 0b data r0 = dp 000h memory r1-rf undefined previous status retained accumulator (a) undefined status flag (f) 0b carry flag (cy) 0b timer (10 bits) 000h port register p0 ffh p1 fh note 2 control register p3 03h p4 26h notes 1. the following resets are available. ? reset when executing the halt instruction (when the operand value is illegal or does not satisfy the precondition) ? reset when executing the rlz instruction (when a = 0) ? reset by stack pointers overflow or underflow 2. refers to the value by the k i pin status. in order to prevent malfunction, be sure to input a low level to more than one of pins k i0 to k i3 when reset is released (when reset pin changes from low level to high level, or poc is released due to supply voltage startup).
27 m pd6133, 6134 data sheet u10454ej6v0ds00 7. poc circuit (mask option) the poc circuit monitors the power supply voltage and applies an internal reset in the microcontroller at the time of battery replacement. if the applied circuit satisfies the following conditions, the poc circuit can be incorporated by the mask option. ? high reliability is not required. ? clock frequency f x = 300 to 500 khz ? operating ambient temperature t a = C20 to +70 ?c cautions 1. the one-time prom product ( m pd61p34b) originally contains the poc circuit. 2. there are cases in which the poc circuit cannot detect a low power supply voltage of less than 1 ms. therefore, if the power supply voltage has become low for a period of less than 1 ms, the poc circuit may malfunction because it does not generate an internal reset signal. 3. clock oscillation is stopped by the resonator due to low power supply voltage before the poc circuit generates the internal reset signal. in this case, malfunction may result, for example when the power supply voltage is recovered after the oscillation is stopped. this type of phenomenon takes place because the poc circuit does not generate an internal reset signal (because the power supply voltage recovers before the low power supply voltage is detected) even though the clock has stopped. if, by any chance, a malfunction has taken place, remove the battery for a short time and put it back. in most cases, normal operation will be resumed. 4. if the applied circuit does not satisfy the conditions above, design the applied circuit in such a manner that the reset takes effect without failure within the power supply voltage range by means of an external reset circuit. 5. in order to prevent malfunction, be sure to input a low level to more than one of pins k i0 to k i3 when reset is released (when reset pin changes from low level to high level, or poc is released due to supply voltage startup). remarks 1. it is recommended that a poc circuit should be incorporated if applied circuits are infrared remote- control transmitters for household appliances. 2. even when a poc circuit is incorporated, the externally entered reset input is valid with the or condition; therefore, the poc circuit and the reset input can be used at the same time. however, if the poc circuit detects a low power supply voltage, the reset pin will be forced to low level; therefore, use an n-ch open drain output or npn open collector output for the external reset circuit.
28 m pd6133, 6134 data sheet u10454ej6v0ds00 7.1 functions of poc circuit the poc circuit has the following functions: ? generates an internal reset signal when v dd v poc . ? cancels an internal reset signal when v dd > v poc . here, v dd : power supply voltage, v poc : poc-detected voltage. v dd 3.6 v 2.2 v v poc 0.8 v 0 v internal reset signal reset operating ambient temperature t a = C20 to + 70c clock frequency f x = 300 to 500 khz ? poc-detected voltage v poc = 0.9 to 2.2 v note 3 ? t operating mode - reset note 2 - note 1 notes 1. in reality, there is the oscillation stabilization wait time until the circuit is switched to operating mode. the oscillation stabilization wait time is about 60/f x to 116/f x (when about 130 to 250 m s; f x = 455 khz). 2. for the poc circuit to generate an internal reset signal when the power supply voltage has fallen, it is necessary for the power supply voltage to be kept less than the v poc for the period of 1 ms or more. therefore, in reality, there is the time lag of up to 1 ms until the reset takes effect. 3. the poc-detected voltage (v poc ) varies between 0.9 to 2.2 v; thus, the resetting may be canceled at a power supply voltage smaller than the assured range (v dd = 1.8 to 3.6 v). however, as long as the conditions for operating the poc circuit are met, the actual lowest operating power supply voltage becomes lower than the poc-detected voltage. therefore, there is no malfunction occurring due to the shortage of power supply voltage. however, malfunction for such reasons as the clock not oscillating due to low power supply voltage may occur (refer to cautions 3 . in 7. poc circuit ). 7.2 oscillation check at low supply voltage a reliable resetting operation can be expected of the poc circuit if it satisfies the condition that the clock can oscillate even at low power supply voltage (the oscillation start voltage of the resonator being even lower than the poc-detected voltage). whether this condition is being met or not can be checked by measuring the oscillation status on a product which actually contains a poc circuit, as follows. <1> connect a storage oscilloscope to the x out pin so that the oscillation status can be measured. <2> connect a power supply whose output voltage can be varied and then gradually raise the power supply voltage v dd from 0 v (making sure to avoid v dd > 3.6v). at first (during v dd < 0.9 v), the x out pin is 0 v regardless of the v dd . however, at the point that v dd reaches the poc-detected voltage (voltage somewhere between v poc = 0.9 to 2.2 v), the voltage of the x out pin jumps to about 0.5 v dd . maintain this power supply voltage for a while to measure the waveform of the x out pin. if, by any chance, the oscillation start voltage of the resonator is lower than the poc-detected voltage, the growing oscillation of the x out pin can be confirmed within several ms after the v dd has reached the v poc .
29 m pd6133, 6134 data sheet u10454ej6v0ds00 8. system clock oscillator the system clock oscillator consists of oscillators for ceramic resonators (f x = 300 khz to 1 mhz). figure 8-1. system clock pd6133, 6134 x out x in gnd ceramic resonator m the system clock oscillator stops its oscillation when reset or in stop mode. caution when using the system clock oscillator, wire area indicated by the dotted-line in the diagram as follows to reduce the effects of the wiring capacitance, etc. ? make the wiring as short as possible. ? do not allow the wiring to intersect other signal lines. do not wire close to lines through which large fluctuating currents flow. ? make sure that the point where the oscillator capacitor is installed is always at the same electric potential as the ground. never earth with a ground pattern through which large currents flow. ? do not extract signals from the oscillator.
30 m pd6133, 6134 data sheet u10454ej6v0ds00 9. instruction set 9.1 machine language output by assembler the bit length of the machine language of this product is 10 bits per word.however, the machine language that is output by the assembler is extended to 16 bits per word. as shown in the example below, the expansion is made by inserting 3-bit extended bits (111) in two locations. figure 9-1. example of assembler output (10 bits extended to 16 bits) <1> in the case of anl a, @r0h 1 1 1010 1 0000 1010 1 0000 111 111 extended bits extended bits = faf0 <2> in the case of out p0, #data8 0 0 0110 1 1000 0110 1 1000 111 111 extended bits extended bits = e6f8
31 m pd6133, 6134 data sheet u10454ej6v0ds00 9.2 circuit symbol description a : accumulator asr : address stack register addr : program memory address cy : carry flag data4 : 4-bit immediate data data8 : 8-bit immediate data data10 : 10-bit immediate data f : status flag pc : program counter pn : port register pair (n = 0, 1, 3, 4) p0n : port register (low-order 4 bits) p1n : port register (high-order 4 bits) romn : bit n of the program memorys (n = 0-9) rn : register pair r0n : data memory (general-purpose register; n = 0-f) r1n : data memory (general-purpose register; n = 0-f) sp : stack pointer t : timer register t0 : timer register (low-order 4 bits) t1 : timer register (high-order 4 bits) ( ) : content addressed with
32 m pd6133, 6134 data sheet u10454ej6v0ds00 9.3 mnemonic to/from machine language (assembler output) contrast table accumulator operation instructions mnemonic operand instruction code operation instruction instruction 1st word 2nd word 3rd word length cycle anl a, r0n fben (a) ? (a) (rmn) m = 0, 1 n = 0-f 1 1 a, r1n faen cy ? a 3 ? rmn 3 a, @r0h faf0 (a) ? (a) ((p13), (r0)) 7-4 cy ? a 3 ? rom 7 a, @r0l fbf0 (a) ? (a) ((p13), (r0)) 3-0 cy ? a 3 ? rom 3 a, #data4 fbf1 data4 (a) ? (a) data4 2 cy ? a 3 ? data4 3 orl a, r0n fden (a) ? (a) (rmn) m = 0, 1 n = 0-f 1 a, r1n fcen cy ? 0 a, @r0h fcf0 (a) ? (a) ((p13), (r0)) 7-4 cy ? 0 a, @r0l fdf0 (a) ? (a) ((p13), (r0)) 3-0 cy ? 0 a, #data4 fdf1 data4 (a) ? (a) data4 2 cy ? 0 xrl a, r0n f5en (a) ? (a) (rmn) m = 0, 1 n = 0-f 1 a, r1n f4en cy ? a 3 ? rmn 3 a, @r0h f4f0 (a) ? (a) ((p13), (r0)) 7-4 cy ? a 3 ? rom 7 a, @r0l f5f0 (a) ? (a) ((p13), (r0)) 3-0 cy ? a 3 ? rom 3 a, #data4 f5f1 data4 (a) ? (a) data4 2 cy ? a 3 ? data4 3 inc a f4f3 (a) ? (a) + 1 1 if (a) = 0 cy ? 1 else cy ? 1 rl a fcf3 (a n+1 ) ? (a n ), (a 0 ) ? (a 3 ) cy ? a 3 rlz a fef3 if a = 0 reset else (a n+1 ) ? (a n ), (a 0 ) ? (a 3 ) cy ? a 3
33 m pd6133, 6134 data sheet u10454ej6v0ds00 input/output instructions mnemonic operand instruction code operation instruction instruction 1st word 2nd word 3rd word length cycle in a, p0n fff8 + n (a) ? (pmn) m = 0, 1 n = 0, 1, 3, 4 1 1 a, p1n fef8 + n cy ? 0 out p0n, a e5f8 + n (pmn) ? (a) m = 0, 1 n = 0, 1, 3, 4 p1n, a e4f8 + n anl a, p0n fbf8 + n (a) ? (a) (pmn) m = 0, 1 n = 0, 1, 3, 4 a, p1n faf8 + n cy ? a 3 ? pmn 3 orl a, p0n fdf8 + n (a) ? (a) (pmn) m = 0, 1 n = 0, 1, 3, 4 a, p1n fcf8 + n cy ? 0 xrl a, p0n f5f8 + n (a) ? (a) (pmn) m = 0, 1 n = 0, 1, 3, 4 a, p1n f4f8 + n cy ? a 3 ? pmn 3 mnemonic operand instruction code operation instruction instruction 1st word 2nd word 3rd word length cycle out pn, #data8 e6f8 + n data8 (pn) ? data8 n = 0, 1, 3, 4 2 1 remark pn: p1n-p0n are dealt with in pairs. data transfer instruction mnemonic operand instruction code operation instruction instruction 1st word 2nd word 3rd word length cycle mov a, r0n ffen (a) ? (rmn) m = 0, 1 n = 0-f 1 1 a, r1n feen cy ? 0 a, @r0h fef0 (a) ? ((p13), (r0)) 7-4 cy ? 0 a, @r0l fff0 (a) ? ((p13), (r0)) 7-4 cy ? 0 a, #data4 fff1 data4 (a) ? data4 2 cy ? 0 r0n, a e5en (rmn) ? (a) m = 0, 1 n = 0-f 1 r1n, a e4en mnemonic operand instruction code operation instruction instruction 1st word 2nd word 3rd word length cycle mov rn, #data8 e6en data8 (r1n-r0n) ? data8 n = 0-f 2 1 rn, @r0 e7en (r1n-r0n) ? ((p13), (r0)) n = 1-f 1 remark rn: r1n-r0n are dealt with in pairs.
34 m pd6133, 6134 data sheet u10454ej6v0ds00 branch instructions mnemonic operand instruction code operation instruction instruction 1st word 2nd word 3rd word length cycle jmp addr (page 0) e8f1 addr pc ? addr 2 1 addr (page 1) e9f1 addr jc addr (page 0) ecf1 addr if cy = 1 pc ? addr addr (page 1) eaf1 addr else pc ? pc + 2 jnc addr (page 0) edf1 addr if cy = 0 pc ? addr addr (page 1) ebf1 addr else pc ? pc + 2 jf addr (page 0) eef1 addr if f = 1 pc ? addr addr (page 1) f0f1 addr else pc ? pc + 2 jnf addr (page 0) eff1 addr if f = 0 pc ? addr addr (page 1) f1f1 addr else pc ? pc + 2 caution 0 and 1, which refer to page0 and 1, are not written when describing mnemonics. subroutine instructions mnemonic operand instruction code operation instruction instruction 1st word 2nd word 3rd word length cycle call addr (page 0) e6f2 e8f1 addr sp ? sp + 1, asr ? pc, pc ? addr 3 2 addr (page 1) e6f2 e9f1 addr ret e8f2 pc ? asr, sp ? sp C 1 1 1 caution 0 and 1, which refer to page0 and 1, are not written when describing mnemonics. timer operation instructions mnemonic operand instruction code operation instruction instruction 1st word 2nd word 3rd word length cycle mov a, t0 ffff (a) ? (tn) n = 0, 1 1 1 a, t1 feff cy ? 0 t0, a e5ff (tn) ? (a) n = 0, 1 t1, a f4ff (t) n ? 0 mnemonic operand instruction code operation instruction instruction 1st word 2nd word 3rd word length cycle mov t, #data10 e6ff data10 (t) ? data10 1 1 t, @r0 f4ff (t) ? ((p13), (r0))
35 m pd6133, 6134 data sheet u10454ej6v0ds00 others mnemonic operand instruction code operation instruction instruction 1st word 2nd word 3rd word length cycle halt #data4 e2f1 data4 standby mode 2 1 stts #data4 e3f1 data4 if statuses match f ? 1 else f ? 0 r0n e3en if statuses match f ? 11 else f ? 0 n = 0-f scaf faf3 if a = 0fh cy ? 1 else cy ? 0 nop e0e0 pc ? pc + 1
36 m pd6133, 6134 data sheet u10454ej6v0ds00 9.4 accumulator operation instructions anl a, r0n anl a, r1n <1> instruction code : 1 101r 4 0r 3 r 2 r 1 r 0 <2> cycle count : 1 <3> function : (a) ? (a) (rmn) m = 0, 1 n = 0 to f cy ? a 3 ? rmn 3 the accumulator contents and the register rmn contents are anded and the results are entered in the accumulator. anl a, @r0h anl a, @r0l <1> instruction code : 1 1010/110000 <2> cycle count : 1 <3> function : (a) ? (a) ((p13), (r0)) 7-4 (in the case of anl a, @r0h) cy ? a 3 ? rom 7 (a) ? (a) ((p13), (r0)) 3-0 (in the case of anl a, @r0l) cy ? a 3 ? rom 3 the accumulator contents and the program memory contents specified with the control register p13 and register pair r 10 -r 00 are anded and the results are entered in the accumulator. if h is specified, b 7 , b 6 , b 5 and b 4 take effect. if l is specified, b 3 , b 2 , b 1 and b 0 take effect. ? program memory (rom) organization b 9 b 8 b 7 b 6 b 5 b 4 b 3 b 2 b 1 b 0 h l valid bits at the time of accumulator operation anl a, #data4 <1> instruction code : 1 101110001 0 00000d 3 d 2 d 1 d 0 <2> cycle count : 1 <3> function : (a) ? (a) data4 cy ? a 3 ? data4 3 the accumulator contents and the immediate data are anded and the results are entered in the accumulator.
37 m pd6133, 6134 data sheet u10454ej6v0ds00 orl a, r0n orl a, r1n <1> instruction code : 1 110r 4 0r 3 r 2 r 1 r 0 <2> cycle count : 1 <3> function : (a) ? (a) (rmn) m = 0, 1 n = 0 to f cy ? 0 the accumulator contents and the register rmn contents are ored and the results are entered in the accumulator. orl a, @r0h orl a, @r0l <1> instruction code : 1 1100/110000 <2> cycle count : 1 <3> function : (a) ? (a) (p13), (r0)) 7-4 (in the case of orl a, @r0h) (a) ? (a) (p13), (r0)) 3-0 (in the case of orl a, @r0l) cy ? 0 the accumulator contents and the program memory contents specified with the control register p13 and register pair r 10 -r 00 are ored and the results are entered in the accumulator. if h is specified, b 7 , b 6 , b 5 and b 4 take effect. if l is specified, b 3 , b 2 , b 1 and b 0 take effect. orl a, #data4 <1> instruction code : 1 110110001 0 00000d 3 d 2 d 1 d 0 <2> cycle count : 1 <3> function : (a) ? (a) data4 cy ? 0 the accumulator contents and the immediate data are exclusive-ored and the results are entered in the accumulator. xrl a, r0n xrl a, r1n <1> instruction code : 1 010r 4 0r 3 r 2 r 1 r 0 <2> cycle count : 1 <3> function : (a) ? (a) (rmn) m = 0, 1 n = 0 to f cy ? a 3 ? rmn 3 the accumulator contents and the register rmn contents are ored and the results are entered in the accumulator.
38 m pd6133, 6134 data sheet u10454ej6v0ds00 xrl a, @r0h xrl a, @r0l <1> instruction code : 1 0100/110000 <2> cycle count : 1 <3> function : (a) ? (a) (p13), (r0)) 7-4 (in the case of xrl a, @r0h) cy ? a 3 ? rom 7 (a) ? (a) (p13), (r0)) 3-0 (in the case of xrl a, @r0l) cy ? a 3 ? rom 3 the accumulator contents and the program memory contents specified with the control register p13 and register pair r 10 -r 00 are exclusive-ored and the results are entered in the accumulator. if h is specified, b 7 , b 6 , b 5 , and b 4 take effect. if l is specified, b 3 , b 2 , b 1 , and b 0 take effect. xrl a, #data4 <1> instruction code : 1 010110001 0 00000d 3 d 2 d 1 d 0 <2> cycle count : 1 <3> function : (a) ? (a) data4 cy ? a 3 ? data4 3 the accumulator contents and the immediate data are exclusive-ored and the results are entered in the accumulator. inc a <1> instruction code : 1 010010011 <2> cycle count : 1 <3> function : (a) ? (a) + 1 if a = 0 cy ? 1 else cy ? 0 the accumulator contents are incremented (+1). rl a <1> instruction code : 1 110010011 <2> cycle count : 1 <3> function : (a n + 1 ) ? (an), (a 0 ) ? (a 3 ) cy ? a 3 the accumulator contents are rotated anticlockwise bit by bit. rlz a <1> instruction code : 1 111010011 <2> cycle count : 1 <3> function : if a = 0 reset else (a n + 1 ) ? (an), (a 0 ) ? (a 3 ) cy ? a 3 the accumulator contents are rotated anticlockwise bit by bit. if a = 0h at the time of command execution, an internal reset takes effect.
39 m pd6133, 6134 data sheet u10454ej6v0ds00 9.5 input/output instructions in a, p0n in a, p1n <1> instruction code : 1 111p 4 11p 2 p 1 p 0 <2> cycle count : 1 <3> function : (a) ? (pmn) m = 0, 1 n = 0, 1, 3, 4 cy ? 0 the port pmn data is loaded (read) onto the accumulator. out p0n, a out p1n, a <1> instruction code : 0 010p 4 11p 2 p 1 p 0 <2> cycle count : 1 <3> function : (pmn) ? (a) m = 0, 1 n = 0, 1, 3, 4 the accumulator contents are transferred to port pmn to be latched. anl a, p0n anl a, p1n <1> instruction code : 1 101p 4 11p 2 p 1 p 0 <2> cycle count : 1 <3> function : (a) ? (a) (pmn) m = 0, 1 n = 0, 1, 3, 4 cy ? a 3 ? pmn the accumulator contents and the port pmn contents are anded and the results are entered in the accumulator. orl a, p0n orl a, p1n <1> instruction code : 1 110p 4 11p 2 p 1 p 0 <2> cycle count : 1 <3> function : (a) ? (a) (pmn) m = 0, 1 n = 0, 1, 3, 4 cy ? 0 the accumulator contents and the port pmn contents are ored and the results are entered in the accumulator. xrl a, p0n xrl a, p1n <1> instruction code : 1 010p 4 11p 2 p 1 p 0 <2> cycle count : 1 <3> function : (a) ? (a) (pmn) m = 0, 1 n = 0, 1, 3, 4 cy ? a 3 ? pmn the accumulator contents and the port pmn contents are exclusive-ored and the results are entered in the accumulator.
40 m pd6133, 6134 data sheet u10454ej6v0ds00 out pn, #data8 <1> instruction code : 0 011011p 2 p 1 p 0 : 0d 7 d 6 d 5 d 4 0d 3 d 2 d 1 d 0 <2> cycle count : 1 <3> function : (pn) ? data8 n = 0, 1, 3, 4 the immediate data is transferred to port pn. in this case, port pn refers to p 1n -p 0n operating in pairs. 9.6 data transfer instructions mov a, r0n mov a, r1n <1> instruction code : 1 111r 4 0r 3 r 2 r 1 r 0 <2> cycle count : 1 <3> function : (a) ? (rmn) m = 0, 1 n = 0 to f cy ? 0 the register rmn contents are transferred to the accumulator. mov a, @r0h <1> instruction code : 1 111010000 <2> cycle count : 1 <3> function : (a) ? ((p13), (r0)) 7-4 cy ? 0 the high-order 4 bits (b 7 b 6 b 5 b 4 ) of the program memory specified with control register p13 and register pair r 10 -r 00 are transferred to the accumulator. b 9 is ignored. mov a, @r0l <1> instruction code : 1 111110000 <2> cycle count : 1 <3> function : (a) ? ((p13), (r0)) 3-0 cy ? 0 the low-order 4 bits (b 3 b 2 b 1 b 0 ) of the program memory specified with control register p13 and register pair r 10 -r 00 are transferred to the accumulator. b 8 is ignored. ? program memory (rom) contents b 9 b 8 b 7 b 6 b 5 b 4 b 3 b 2 b 1 b 0 @r 0 h@r 0 l mov a, #data4 <1> instruction code : 1 111110001 : 0 00000d 3 d 2 d 1 d 0 <2> cycle count : 1 <3> function : (a) ? data4 cy ? 0 the immediate data is transferred to the accumulator.
41 m pd6133, 6134 data sheet u10454ej6v0ds00 mov r0n, a mov r1n, a <1> instruction code : 0 010r 4 0r 3 r 2 r 1 r 0 <2> cycle count : 1 <3> function : (rmn) ? (a) m = 0, 1 n = 0 to f the accumulator contents are transferred to register rmn. mov rn, #data8 <1> instruction code : 0 01100r 3 r 2 r 1 r 0 : 0d 7 d 6 d 5 d 4 0d 3 d 2 d 1 d 0 <2> cycle count : 1 <3> function : (r1n-r0n) ? data8 n = 0-f the immediate data is transferred to the register. using this instruction, registers operate as register pairs. the pair combinations are as follows: r 0 : r 10 - r 00 r 1 : r 11 - r 01 : r e : r 1e - r 0e r f : r 1f - r 0f lower column higher column mov rn, @r0 <1> instruction code : 0 01110r 3 r 2 r 1 r 0 <2> cycle count : 1 <3> function : (r1n-r0n) ? ((p13), r0)) n = 1 to f the program memory contents specified with control register p13 and register pair r 10 -r 00 are transferred to register pair r1n-r0n. the program memory consists of 10 bits and has the following state after the transfer to the register. b 9 b 8 b 7 b 6 b 5 b 4 b 3 b 2 b 1 b 0 b 9 b 8 b 7 b 6 b 5 b 4 b 3 b 2 b 1 b 0 @r0 ? r1n r0n program memory the high-order 2 bits of the program memory address is specified with the control register (p13).
42 m pd6133, 6134 data sheet u10454ej6v0ds00 9.7 branch instructions the program memory consists of pages in steps of 1k (000h to 3ffh). however, as the assembler automatically performs page optimization, it is unnecessary to designate pages. the pages allowed for each product are as follows. m pd6133 (rom: 0.5k steps) : page 0 m pd6134 (rom: 1k steps) : page 0 m pd61p34b (rom: 1k steps): page 0 jmp addr <1> instruction code : page 0 0100010001 ; page 1 0100110001 a 9 a 7 a 6 a 5 a 4 a 8 a 3 a 2 a 1 a 0 <2> cycle count : 1 <3> function : pc ? addr the 10 bits (pc 9-0 ) of the program counter are replaced directly by the specified address addr (a 9 to a 0 ). jc addr <1> instruction code : page 0 0110010001 ; page 1 0101010001 a 9 a 7 a 6 a 5 a 4 a 8 a 3 a 2 a 1 a 0 <2> cycle count : 1 <3> function : if cy = 1 pc ? addr else pc ? pc + 2 if the carry flag cy is set (to 1), a jump is made to the address specified with addr (a 9 to a 0 ). jnc addr <1> instruction code : page 0 0110110001 ; page 1 0101110001 a 9 a 7 a 6 a 5 a 4 a 8 a 3 a 2 a 1 a 0 <2> cycle count : 1 <3> function : if cy = 0 pc ? addr else pc ? pc + 2 if the carry flag cy is cleared (to 0), a jump is made to the address specified with addr (a9 to a0). jf addr <1> instruction code : page 0 0111010001 ; page 1 1000010001 a 9 a 7 a 6 a 5 a 4 a 8 a 3 a 2 a 1 a 0 <2> cycle count : 1 <3> function : if f = 1 pc ? addr else pc ? pc + 2 if the status flag f is set (to 1), a jump is made to the address specified with addr (a 9 to a 0 ). jnf addr <1> instruction code : page 0 0111110001 ; page 1 1000110001 a 9 a 7 a 6 a 5 a 4 a 8 a 3 a 2 a 1 a 0 <2> cycle count : 1 <3> function : if f = 0 pc ? addr else pc ? pc + 2 if the status flag f is cleared (to 0), a jump is made to the address specified with addr (a 9 to a 0 ).
43 m pd6133, 6134 data sheet u10454ej6v0ds00 9.8 subroutine instructions the program memory consists of pages in steps of 1k (000h to 3ffh). however, as the assembler automatically performs page optimization, it is unnecessary to designate pages. the pages allowed for each product are as follows. m pd6133 (rom: 0.5k steps) : page 0 m pd6134 (rom: 1k steps) : page 0 m pd61p34b (rom: 1k steps): page 0 call addr <1> instruction code : 0 011010010 page 0 0100010001 ; page 1 0100110001 a 9 a 7 a 6 a 5 a 4 a 8 a 3 a 2 a 1 a 0 <2> cycle count : 2 <3> function : sp ? sp + 1 asr ? pc pc ? addr increments (+1) the stack pointer value and saves the program counter value in the address stack register. then, enters the address specified with the operand addr (a 9 to a 0 ) into the program counter. if a carry is generated when the stack pointer value is incremented (+1), an internal reset takes effect. ret <1> instruction code : 0 100010010 <2> cycle count : 1 <3> function : pc ? asr sp ? sp C 1 restores the value saved in the address stack register to the program counter. then, decrements (C1) the stack pointer. if a borrow is generated when the stack pointer value is decremented (C1), an internal reset takes effect.
44 m pd6133, 6134 data sheet u10454ej6v0ds00 9.9 timer operation instructions mov a, t0 mov a, t1 <1> instruction code : 1 1110/111111 <2> cycle count : 1 <3> function : (a) ? (tn) n = 0, 1 cy ? 0 the timer tn contents are transferred to the accumulator. t1 corresponds to (t 9 , t 8 , t 7 , t 6 ); t0 corresponds to (t 5 , t 4 , t 3 , t 2 ). t 9 t 8 t 7 t 6 t 5 t 4 t 3 t 2 t 1 t 0 can be set with t1 t0 mov t, #data10 mov t, @r0 t mov t0, a mov t1, a <1> instruction code : 0 0100/111111 <2> cycle count : 1 <3> function : (tn) ? (a) n = 0, 1 the accumulator contents are transferred to the timer register tn. t1 corresponds to (t 9 , t 8 , t 7 , t 6 ); t0 corresponds to (t 5 , t 4 , t 3 , t 2 ). after executing this instruction, if data is transferred to t1, t 1 becomes 0; if data is transferred to t0, t 0 becomes 0. mov t, #data10 <1> instruction code : 0 011011111 t 1 t 9 t 8 t 7 t 6 t 0 t 5 t 4 t 3 t 2 <2> cycle count : 1 <3> function : (t) ? data10 the immediate data is transferred to the timer register t (t 9 -t 0 ). remark the timer time is set with (set value + 1) 8/f x (or 16/f x ) .
45 m pd6133, 6134 data sheet u10454ej6v0ds00 mov t, @r0 <1> instruction code : 0 011111111 <2> cycle count : 1 <3> function : (t) ? ((p13), (r0)) transfers the program memory contents to the timer register t (t 9 to t 0 ) specified with the control register p13 and the register pair r 10 -r 00 . the program memory, which consists of 10 bits, is placed in the following state after the transfer to the register. t 9 t 8 t 7 t 6 t 5 t 4 t 3 t 2 t 1 t 0 t1 t0 t 1 t 0 t 9 t 8 t 7 t 6 t 5 t 4 t 3 t 2 @r 0 ? program memory timer t the high-order 2 bits of the program memory address are specified with the control register (p13). caution when setting a timer value in the program memory, ensure to use the dt directive. 9.10 others halt #data4 <1> instruction code : 0 001010001 : 0 00000d 3 d 2 d 1 d 0 <2> cycle count : 1 <3> function : sandby mode places the cpu in standby mode. the condition for having the standby mode (halt/stop mode) canceled is specified with the immediate data. stts r0n <1> instruction code : 0 00110r 3 r 2 r 1 r 0 <2> cycle count : 1 <3> function : if statuses match f ? 1 else f ? 0 n = 0 to f compares the s 0 , s 1 , k i/o , k i , and timer statuses with the register r 0n contents. if at least one of the statuses coincides with the bits that have been set, the status flag f is set (to 1). if none of them coincide, the status flag f is cleared (to 0).
46 m pd6133, 6134 data sheet u10454ej6v0ds00 stts #data4 <1> instruction code : 0 001110001 : 0 00000d 3 d 2 d 1 d 0 <2> cycle count : 1 <3> function : if statuses match f ? 1 else f ? 0 compares the s 0 , s 1 , k i/o , k i , and timer statuses with the immediate data contents. if at least one of the statuses coincides with the bits that have been set, the status flag f is set (to 1). if none of them coincide, the status flag f is cleared (to 0). scaf (set carry if a cc = f h ) <1> instruction code : 1 101010011 <2> cycle count : 1 <3> function : if a = 0fh cy ? 1 else cy ? 0 sets the carry flag cy (to 1) if the accumulator contents are fh. the accumulator values after executing the scaf instruction are as follows: accumulator value carry flag before execution after execution 0 0000 0 (clear) 01 0001 0 (clear) 011 0011 0 (clear) 0111 0111 0 (clear) 1111 1111 1 (set) remark : dont care nop <1> instruction code : 0 000000000 <2> cycle count : 1 <3> function : pc ? pc + 1 no operation
47 m pd6133, 6134 data sheet u10454ej6v0ds00 10. assembler reserved words 10.1 mask option directives when creating the m pd6133 program, it is necessary to use a mask option directive in the assemblers source program to specify a mask option. 10.1.1 option and endop directives from the option directive on to the endop directive are called the mask option definition block. the format of the mask option definition block is as follows: format symbol field mnemonic field operand field comment field [label:] option [; comment] : : endop 10.1.2 mask option definition directives the directives that can be used in the mask option definition block are listed in table 10-1. an example of the mask option definition is shown below. example symbol field mnemonic field operand field comment field option usepoc ; poc circuit incorporated endop table 10-1. list of mask option definition directives name mask option definition directive pro file address value data value poc usepoc 2044h 01 (poc circuit incorporated) nousepoc 00 (without poc circuit)
48 m pd6133, 6134 data sheet u10454ej6v0ds00 11. electrical specifications absolute maximum ratings (t a = +25 ?c) parameter symbol test conditions rating unit power supply voltage v dd C0.3 to +5.0 v input voltage v i k i/o , k i , s 0 , s 1 , reset C0.3 to v dd + 0.3 v output voltage v o C0.3 to v dd + 0.3 v high-level output current i oh note rem peak value C30 ma rms C20 ma led peak value C7.5 ma rms C5 ma one k i/o pin peak value C13.5 ma rms C9 ma total of led and k i/o pins peak value C18 ma rms C12 ma low-level output current i ol note rem peak value 7.5 ma rms 5 ma led peak value 7.5 ma rms 5 ma operating ambient t a C40 to +85 ?c temperature storage temperature t stg C65 to +150 ?c note work out the rms with: [rms] = [peak value] ? duty. caution product quality may suffer if the absolute rating is exceeded for any parameter, even momen- tarily. in other words, an absolute maxumum rating is a value at which the possibility of psysical damage to the product cannnot be ruled out. care must therefore be taken to ensure that the these ratings are not exceeded during use of the product. recommended power supply voltage range (t a = C40 to +85 ?c) parameter symbol test conditions min. typ. max. unit power supply voltage v dd f x = 300 to 500 khz 1.8 3.0 3.6 v f x = 500 khz to 1 mhz 2.2 3.0 3.6 v when using the poc circuit (mask option) 2.2 3.0 3.6 v t a = C20 to +70 ?c f x = 300 to 500 khz
49 m pd6133, 6134 data sheet u10454ej6v0ds00 dc characteristics (t a = C40 to +85 ?c, v dd = 1.8 to 3.6 v) parameter symbol test conditions min. typ. max. unit high-level input voltage v ih1 reset 0.8 v dd v dd v v ih2 k i/o 0.65 v dd v dd v v ih3 k i , s 0 , s 1 0.65 v dd v dd v low-level input voltage v il1 reset 0 0.2 v dd v v il2 k i/o 0 0.3 v dd v v il3 k i , s 0 , s 1 0 0.15 v dd v high-level input i lih1 k i 3 m a leakage current v i = v dd , pull-down resistor not incorporated i lih2 s 0 , s 1 3 m a v i = v dd , pull-down resistor not incorporated low-level input leakage i lil1 k i v i = 0 v C3 m a current i lil2 k i/o v i = 0 v C3 m a i lil3 s 0 , s 1 v i = 0 v C3 m a high-level output voltage v oh1 rem, led, k i/o i oh = C0.3 ma 0.8 v dd v low-level output voltage v ol1 rem, led i ol = 0.3 ma 0.3 v v ol2 k i/o i ol = 15 m a 0.4 v high-level output current i oh1 rem v dd = 3.0 v, v oh = 1.0 v C5 C9 ma i oh2 k i/o v dd = 3.0 v, v oh = 2.2 v C2.5 C5 ma low-level output current i ol1 k i/o v dd = 3.0 v, v ol = 0.4 v 30 70 m a v dd = 3.0 v, v ol = 2.2 v 100 220 m a built-in pull-up resistor r 1 reset 25 50 100 k w built-in pull-down resistor r 2 reset 2.5 5 15 k w r 3 k i , s 0 , s 1 75 150 300 k w r 4 k i/o 130 250 500 k w data hold power supply v dddr in stop mode 0.9 3.6 v voltage supply current note i dd1 operating f x = 1.0 mhz, v dd = 3 v 10 % 0.4 0.8 ma mode f x = 455 khz, v dd = 3 v 10 % 0.35 0.7 ma i dd2 halt mode f x = 1.0 mhz, v dd = 3 v 10 % 0.35 0.7 ma f x = 455 khz, v dd = 3 v 10 % 0.3 0.6 ma i dd3 stop mode v dd = 3 v 10 % 1.0 8.0 m a v dd = 3 v 10 %, t a = 25 ?c 0.1 1.0 m a note the poc circuit current and the current flowing in the built-in pull-up resistor are not included.
50 m pd6133, 6134 data sheet u10454ej6v0ds00 ac characteristics (t a = C40 to +85 ?c, v dd = 1.8 to 3.6 v) parameter symbol test conditions min. typ. max. unit command execution time t cy v dd = 2.2 to 3.6 v 7.9 27 m s 15.9 27 m s k i , s 0 , s 1 high-level width t h 10 m s when releasing in halt mode 10 m s standby mode in stop mode note m s reset low-level width t rsl 10 m s note 10 + 36/f x + oscillation growth time remark t cy = 8/f x (f x : system clock oscillator frequency) poc circuit (mask option note 1 ) (t a = C20 to +70 ?c) parameter symbol test conditions min. typ. max. unit poc-detected voltage note 2 v poc 0.9 1.6 2.2 v poc circuit current i poc 0.9 1.0 m a notes 1. operates effectively under the conditions of f x = 300 to 500 khz. 2. refers to the voltage with which the poc circuit cancels an internal reset. if v poc < v dd , the internal reset is released. from the time of v poc 3 v dd until the internal reset takes effect, lag of up to 1 ms occurs. when the period of v poc 3 v dd lasts less than 1 ms, the internal reset may not take effect.
51 m pd6133, 6134 data sheet u10454ej6v0ds00 system clock oscillator characteristics (t a = C40 to +85 ?c, v dd = 1.8 to 3.6 v) parameter symbol test conditions min. typ. max. unit oscillator frequency f x 300 455 500 khz (ceramic resonator) v dd = 2.2 to 3.6 v 300 455 1000 khz recommended ceramic resonator (t a = C40 to +85 ?c) manufacturer recommended constant power supply (order disregarded) part number voltage [v] note remark c1 [pf] c1 [pf] rd [k w ] min. max. murata mfg. co., ltd csb455e 150 150 0 1.8 3.6 csb600p 150 150 0 2.2 3.6 csb910j 100 100 0 2.2 3.6 kyocera corp. kbr-455bk 220 220 0 1.8 3.6 kbr-455by 220 220 0 1.8 3.6 kbr-1000f 100 100 0 2.2 3.6 kbr-1000y 100 100 0 2.2 3.6 tdk corp. fcr400k3 220 220 0 1.8 3.6 fcr455k3 220 220 0 1.8 3.6 fcr500k3 220 220 0 1.8 3.6 matsushita efoa440k06b 470 470 0 1.8 3.6 electronics efoa455k06b 470 470 0 1.8 3.6 components co., ltd. efoa480k06b 470 470 0 1.8 3.6 note when a poc circuit (mask option) is not incorporated an external circuit example x in x out c1 c2 rd
52 m pd6133, 6134 data sheet u10454ej6v0ds00 12. characteristic curve (reference values) (common to m pd6133 and 6134) 1 0.9 0.8 0.7 0.6 0.5 0.4 0.3 0.2 0.1 0 1234 3.6 1.8 i dd vs v dd ( f x = 455 khz) power supply current i dd [ma] power supply voltage v dd [v] i ol vs v ol (rem, led) low-level output current i ol [ma] low-level output voltage v ol [v] 1 0.9 0.8 0.7 0.6 0.5 0.4 0.3 0.2 0.1 0 1234 3.6 2.2 i dd vs v dd ( f x = 1 mhz) power supply current i dd [ma] power supply voltage v dd [v] i oh vs v oh (rem) high-level output current i oh [ma] high-level output voltage v oh [v] i oh vs v oh (led) high-level output current i oh [ma] high-level output voltage v oh [v] 10 0.6 1.8 2.4 3 1.2 9 8 7 6 5 4 3 2 1 0 ?20 v dd ? 0.6 v dd ? 1.8 v dd ? 2.4 v dd ? 3 v dd ? 1.2 ?18 ?16 ?14 ?12 ?10 ?8 ?6 ?4 ?2 0 v dd ?10 v dd ? 0.6 v dd ? 1.8 v dd ? 2.4 v dd ? 3 v dd ? 1.2 ?9 ?8 ?7 ?6 ?5 ?4 ?3 ?2 ?1 0 v dd operating mode halt mode operating mode halt mode (t a = 25 ? , v dd = 1.8 to 3.6 v) (t a = 25 ?, v dd = 3.0 v) (t a = 25 ? , v dd = 3.0 v) (t a = 25 ? , v dd = 3.0 v) (t a = 25 ? , v dd = 2.2 to 3.6 v)
53 m pd6133, 6134 data sheet u10454ej6v0ds00 i ol vs v ol ( k i/o ) low-level output current i ol [ a] low-level output voltage v ol [v] i oh vs v oh ( k i/o ) high-level output current i oh [ma] high-level output voltage v oh [v] 320 0.6 1.8 2.4 3 1.2 0 ?15 v dd ? 0.6 v dd ? 1.8 v dd ? 2.4 v dd ? 3 v dd ? 1.2 0 v dd 280 240 200 160 120 80 40 ?14 ?13 ?12 ?11 ?10 ?9 ?8 ?7 ?6 ?5 ?4 ?3 ?2 ?1 (t a = 25 ?, v dd = 3.0 v) (t a = 25 ?, v dd = 3.0 v) m
54 m pd6133, 6134 data sheet u10454ej6v0ds00 13. applied circuit example example of application to system remote-control transmitter (40 keys; mode selection switch accommodated) remote-control transmitter (48 keys accommodated) remark when the poc circuit of the mask option is used effectively, it is not necessary to connect the capacitor enclosed in the dotted lines. k i/o6 k i/o7 s 0 s 1 /led rem v dd x out x in gnd reset k i/o5 k i/o4 k i/o3 k i/o2 k i/o1 k i/o0 k i3 k i2 k i1 k i0 key matrix 8 5 = 40 keys mode selection switch + + k i/o6 k i/o7 s 0 s 1 /led rem v dd x out x in gnd reset k i/o5 k i/o4 k i/o3 k i/o2 k i/o1 k i/o0 k i3 k i2 k i1 k i0 key matrix 8 6 = 48 ke y s + +
55 m pd6133, 6134 data sheet u10454ej6v0ds00 14. package drawings 20 pin plastic sop (300 mil) item millimeters inches a b c e f g h j 12.7?.3 1.27 (t.p.) 1.8 max. 1.55?.05 7.7?.3 0.78 max. 0.12 1.1 m 0.1?.1 n 0.500?.012 0.031 max. 0.004?.004 0.071 max. 0.061?.002 0.303?.012 0.043 0.005 0.050 (t.p.) p20gm-50-300b, c-5 p3 3 +7 note each lead centerline is located within 0.12 mm (0.005 inch) of its true position (t.p.) at maximum material condition. d 0.42 0.017 +0.08 ?.07 k 0.22 0.009 +0.08 ?.07 l 0.6?.2 0.024 0.10 ? +7 e3 0.004 +0.008 e0.009 +0.003 e0.004 +0.003 e0.004 detail of lead end m 110 11 20 i 5.60.2 0.220 +0.009 e0.008 a b h k m l p j i g c d e f n remark the dimensions and materials of the es model are the same as those of mass production model.
56 m pd6133, 6134 data sheet u10454ej6v0ds00 remark the dimensions and materials of the es model are the same as those of mass production model. ns c dm m p l u t g f e b k j detail of lead end s 20 11 110 a h i 20 pin plastic ssop (300 mil) note s20mc-65-5a4-1 item millimeters a b c d e f g h i j 0.65 (t.p.) 1.3 0.1 1.2 8.1 0.2 0.475 max. k l 0.13 0.5 1.0 0.2 6.1 0.2 0.17 0.03 m 0.10 0.24 0.1 0.05 n p 3 6.65 0.15 each lead centerline is located within 0.12 mm of its true position (t.p.) at maximum material condition. + 0.08 - 0.07 + 5 - 3 0.25 t 0.6 0.15 u
57 m pd6133, 6134 data sheet u10454ej6v0ds00 15. recommended soldering conditions carry out the soldered packaging of this product under the following recommended conditions. for details of the soldering conditions, refer to information material semiconductor device mounting technology manual (c10535e) . for soldering methods and conditions other than the recommended conditions, please consult one of our nec sales representatives. table 15-1. soldering conditions for surface-mount type (1) m pd6133gs- : 20-pin plastic sop (300 mil) m pd6134gs- : 20-pin plastic sop (300 mil) soldering method soldering condition recommended condition symbol infrared reflow package peak temperature: 235 c; time: 30 secs. max. (210 c min.); ir35-00-2 count: twice max. vps package peak temperature: 215 c; time: 40 secs. max. (200 c min.); vp15-00-2 count: twice max. wave soldering solder bath temperature: 260 c max.; time: 10 secs. max.; count: once; ws60-00-1 preliminary heat temperature: 120 c max. (package surface temperature) partial heating pin temperature: 300 ?c or less ; time: 3 secs. max. (for each side of the device) caution using more than one soldering method should be avoided (except in the case of partial heating). (2) m pd6134mc- -5a4: 20-pin plastic ssop (300 mil) soldering method soldering condition recommended condition symbol infrared reflow package peak temperature: 235 c; time: 30 secs. max. (210 c min.); ir35-00-3 count: three times max. vps package peak temperature: 215 c; time: 40 secs. max. (200 c min.); vp15-00-3 count: three times max. wave soldering solder bath temperature: 260 c max.; time: 10 secs. max.; count: once; ws60-00-1 preliminary heat temperature: 120 c max. (package surface temperature) partial heating pin temperature: 300 ?c or less ; time: 3 secs. max. (for each side of the device) caution using more than one soldering method should be avoided (except in the case of partial heating).
58 m pd6133, 6134 data sheet u10454ej6v0ds00 appendix a. development tools an emulator is provided for the m pd6133. hardware emulator (eb-6133 note ) it is used to emulate the m pd6133. note this is a product of naito densei machida mfg. co., ltd. for details, consult naito densei machida mfg. co., ltd. (044-822-3813). software assembler (as6133) ? this is a development tool for remote control transmitter software. part number list of as6133 host machine os supply medium part number pc-9800 series ms-dos tm (ver. 5.0 to ver. 6.2) 3.5-inch 2hd m s5a13as6133 (cpu: 80386 or more) ibm pc/at tm compatible ms-dos (ver. 6.0 to ver. 6.22) 3.5-inch 2hc m s7b13as6133 pc dos tm (ver. 6.1 to ver. 6.3) caution although ver.5.0 or later has a task swap function, this function cannot be used with this software.
59 m pd6133, 6134 data sheet u10454ej6v0ds00 appendix b. functional comparison between m pd6133 subseries and other subseries item m pd6133 m pd6134 m pd6600a m pd6124a rom capacity 512 10 bits 1002 10 bits 512 10 bits 1002 10 bits ram capacity 32 4 bits 32 5 bits stack 1 level (multiplexed with rf of ram) 3 levels (multiplexed with ram) key matrix 8 6 = 48 keys 8 4 = 32 keys s 0 (s-in) input read by p 01 register (with function to read by left shift instruction release standby mode) s 1 /led (s-out) i/o (with function to release standby mode) output clock frequency ceramic oscillation ceramic oscillation ? f x = 300 khz to 1 mhz ? f x = 400 to 500 khz ? f x = 300 to 500 khz (with poc circuit) timer clock f x /8, f x /16 f x /8 count start writing count value writing count value and p1 register value carrier frequency ? f x , f x /8, f x /12 (timer clock: f x /8) ? f x /8, f x /12 ? f x /2, f x /16, f x /24 (timer clock: f x /16) ? no carrier output start synchronized with timer not synchronized with timer instruction execution time 8 m s (f x = 1 mhz) 16 m s (f x = 500 khz) relative branch instruction none provided left shift instrucion none provided mov rn, @r0 instrucion n = 1 to f n = 0 to f standby mode halt mode for timer only. halt/stop mode set by p1 register (halt instruction) stop mode for only releasing k i value (k i/o high-level output or k i/o0 high-level output) relation between halt halt instruction not executed when f = 1 halt instrucion executed regardless of instruction execution and status of f status flag (f) reset function by charging/ none provided discharging capacitor poc circuit mask option provided (low-voltage detection circuit) low level output to reset pin on detection low level ouput to s-out pin on detection mask option poc circuit only ? pull-down resistor (circuits other than poc circuit are set ? variable duty by software.) ? hang-up detection supply voltage v dd = 1.8 to 3.6 v ? v dd = 2.2 to 3.6 v ? v dd = 2.2 to 5.5 v operating temperature ? t a = C40 to +85 c? t a = C20 to +70 c ? t a = C20 to +70 c (with poc circuit) package ? 20-pin plastic ? 20-pin plastic sop ? 20-pin plastic soc sop ? 20-pin plastic ssop ? 20-pin plastic shrink dip one-time prom product m pd61p34b m pd61p24
60 m pd6133, 6134 data sheet u10454ej6v0ds00 appendix c. example of remote-control transmission format (in the case of nec transmission format in command one-shot transmission mode) caution when using the nec transmission format, please apply for a custom code at nec. (1) rem output waveform (from <2> on, the output is made only when the key is kept pressed.) rem output 58.5 to 76.5 ms 108 ms 108 ms < 1 > < 2 > remark if the key is repeatedly pressed, the power consumption of the infrared light-emitting diode (led) can be reduced by sending the reader code and the stop bit from the second time. (2) enlarged waveform of <1> rem output 13.5 ms leader code 9 ms 4.5 ms custom code 8 bits custom code' 8 bits data code 8 bits data code 8 bits 27 ms 18 to 36 ms 58.5 to 76.5 ms stop bit 1 bit < 3 > (3) enlarged waveform of <3> rem output 9 ms 13.5 ms 0 4.5 ms 1100 2.25 ms 1.125 ms 0.56 ms (4) enlarged waveform of <2> rem output 9 ms 11.25 ms 2.25 ms 0.56 ms stop bit leader code
61 m pd6133, 6134 data sheet u10454ej6v0ds00 (5) carrier waveform (enlarged waveform of each codes high period) rem output 8.77 s 9 ms or 0.56 ms carrier fre q uenc y : 38 khz 26.3 s m m (6) bit array of each code c 0 c 1 c 2 c 3 c 4 c 5 c 6 c 7 c 0 ' c 0 or c o c 1 ' c 1 or c 1 c 2 ' c 2 or c 2 c 3 ' c 3 or c 3 c 4 ' c 4 or c 4 c 5 ' c 5 or c 5 c 6 ' c 6 or c 6 c 7 ' c 7 or c 7 d 0 d 1 d 2 d 3 d 4 d 5 d 6 d 7 d 0 d 1 d 2 d 3 d 4 d 5 d 6 d 7 = = = = = = = = data code data code custom code' custom code leader code caution to prevent malfunction with other systems when receiving data in the nec transmission format, not only fully decode (make sure to check data code as well) the total 32 bits of the 16-bit custom codes (custom code, custom code) and the 16-bit data codes (data code, data code) but also check to make sure that no signals are present.
62 m pd6133, 6134 data sheet u10454ej6v0ds00 notes for cmos devices 1 precaution against esd for semiconductors note: strong electric field, when exposed to a mos device, can cause destruction of the gate oxide and ultimately degrade the device operation. steps must be taken to stop generation of static electricity as much as possible, and quickly dissipate it once, when it has occurred. environmental control must be adequate. when it is dry, humidifier should be used. it is recommended to avoid using insulators that easily build static electricity. semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. all test and measurement tools including work bench and floor should be grounded. the operator should be grounded using wrist strap. semiconductor devices must not be touched with bare hands. similar precautions need to be taken for pw boards with semiconductor devices on it. 2 handling of unused input pins for cmos note: no connection for cmos device inputs can be cause of malfunction. if no connection is provided to the input pins, it is possible that an internal input level may be generated due to noise, etc., hence causing malfunction. cmos devices behave differently than bipolar or nmos devices. input levels of cmos devices must be fixed high or low by using a pull-up or pull-down circuitry. each unused pin should be connected to v dd or gnd with a resistor, if it is considered to have a possibility of being an output pin. all handling related to the unused pins must be judged device by device and related specifications governing the devices. 3 status before initialization of mos devices note: power-on does not necessarily define initial status of mos device. production process of mos does not define the initial operation status of the device. immediately after the power source is turned on, the devices with reset function have not yet been initialized. hence, power-on does not guarantee out-pin levels, i/o settings or contents of registers. device is not initialized until the reset signal is received. reset operation must be executed immediately after power-on for devices having reset function.
63 m pd6133, 6134 data sheet u10454ej6v0ds00 nec electronics inc. (u.s.) santa clara, california tel: 408-588-6000 800-366-9782 fax: 408-588-6130 800-729-9288 nec electronics (germany) gmbh duesseldorf, germany tel: 0211-65 03 02 fax: 0211-65 03 490 nec electronics (uk) ltd. milton keynes, uk tel: 01908-691-133 fax: 01908-670-290 nec electronics italiana s.r.l. milano, italy tel: 02-66 75 41 fax: 02-66 75 42 99 nec electronics hong kong ltd. hong kong tel: 2886-9318 fax: 2886-9022/9044 nec electronics hong kong ltd. seoul branch seoul, korea tel: 02-528-0303 fax: 02-528-4411 nec electronics singapore pte. ltd. united square, singapore 1130 tel: 65-253-8311 fax: 65-250-3583 nec electronics taiwan ltd. taipei, taiwan tel: 02-2719-2377 fax: 02-2719-5951 nec do brasil s.a. electron devices division rodovia presidente dutra, km 214 07210-902-guarulhos-sp brasil tel: 55-11-6465-6810 fax: 55-11-6465-6829 nec electronics (germany) gmbh benelux office eindhoven, the netherlands tel: 040-2445845 fax: 040-2444580 nec electronics (france) s.a. velizy-villacoublay, france tel: 01-30-67 58 00 fax: 01-30-67 58 99 nec electronics (france) s.a. spain office madrid, spain tel: 91-504-2787 fax: 91-504-2860 nec electronics (germany) gmbh scandinavia office taeby, sweden tel: 08-63 80 820 fax: 08-63 80 388 regional information some information contained in this document may vary from country to country. before using any nec product in your application, please contact the nec office in your country to obtain a list of authorized representatives and distributors. they will verify: ? device availability ? ordering information ? product release schedule ? availability of related technical literature ? development environment specifications (for example, specifications for third-party tools and components, host computers, power plugs, ac supply voltages, and so forth) ? network requirements in addition, trademarks, registered trademarks, export restrictions, and other legal issues may also vary from country to country. j99.1
m pd6133, 6134 ms-dos is either a registered trademark or a trademark of microsoft corporation in the united states and/or other countries. pc/at and pc dos are trademarks of ibm corp. the information in this document is subject to change without notice. before using this document, please confirm that this is the latest version. no part of this document may be copied or reproduced in any form or by any means without the prior written consent of nec corporation. nec corporation assumes no responsibility for any errors which may appear in this document. nec corporation does not assume any liability for infringement of patents, copyrights or other intellectual property rights of third parties by or arising from use of a device described herein or any other liability arising from use of such device. no license, either express, implied or otherwise, is granted under any patents, copyrights or other intellectual property rights of nec corporation or others. descriptions of circuits, software, and other related information in this document are provided for illustrative purposes in semiconductor product operation and application examples. the incorporation of these circuits, software, and information in the design of the customer's equipment shall be done under the full responsibility of the customer. nec corporation assumes no responsibility for any losses incurred by the customer or third parties arising from the use of these circuits, software, and information. while nec corporation has been making continuous effort to enhance the reliability of its semiconductor devices, the possibility of defects cannot be eliminated entirely. to minimize risks of damage or injury to persons or property arising from a defect in an nec semiconductor device, customers must incorporate sufficient safety measures in its design, such as redundancy, fire-containment, and anti-failure features. nec devices are classified into the following three quality grades: "standard", "special", and "specific". the specific quality grade applies only to devices developed based on a customer designated quality assurance program for a specific application. the recommended applications of a device depend on its quality grade, as indicated below. customers must check the quality grade of each device before using it in a particular application. standard: computers, office equipment, communications equipment, test and measurement equipment, audio and visual equipment, home electronic appliances, machine tools, personal electronic equipment and industrial robots special: transportation equipment (automobiles, trains, ships, etc.), traffic control systems, anti-disaster systems, anti-crime systems, safety equipment and medical equipment (not specifically designed for life support) specific: aircraft, aerospace equipment, submersible repeaters, nuclear reactor control systems, life support systems or medical equipment for life support, etc. the quality grade of nec devices is "standard" unless otherwise specified in nec's data sheets or data books. if customers intend to use nec devices for applications other than those specified for standard quality grade, they should contact an nec sales representative in advance. m7 98.8 the export of this product from japan is regulated by the japanese government. to export this product may be prohibited without governmental license, the need for which must be judged by the customer. the export or re-export of this product from a country other than japan may also be prohibited without a license from that country. please call an nec sales representative.

▲Up To Search▲

Price & Availability of UPD6134MC-XXX-5A4-E2

	To Download UPD6134MC-XXX-5A4-E2 Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .